Fix divison by zero when the timing cost is zero#3194

soheilshahrouz merged 2 commits intomasterverilog-to-routing/vtr-verilog-to-routing:masterfrom

fix_div_by_zero_timing_costverilog-to-routing/vtr-verilog-to-routing:fix_div_by_zero_timing_costCopy head branch name to clipboard