Skip to content

Added Willow Cove #301

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 5 commits into from
Jun 10, 2025
Merged

Added Willow Cove #301

Show file tree
Hide file tree
Changes from 1 commit
Commits
Show all changes
5 commits
Select commit Hold shift + click to select a range
bf719af
Added Willow Cove
rrwinterton Jun 4, 2025
5202af1
Update uarch.c
rrwinterton Jun 5, 2025
a7e060e
Update cpu-info.c
rrwinterton Jun 5, 2025
7ef5671
Update cpuinfo.h
rrwinterton Jun 5, 2025
f9f50aa
Update cpuinfo.h
rrwinterton Jun 5, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 2 additions & 0 deletions include/cpuinfo.h
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -353,6 +353,8 @@ enum cpuinfo_uarch {
cpuinfo_uarch_palm_cove = 0x0010020B,
/** Intel Sunny Cove microarchitecture (10 nm, Ice Lake). */
cpuinfo_uarch_sunny_cove = 0x0010020C,
/** Intel Willow Cove (10 nm, Tiger Lake). */
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

/** Intel Willow Cove microarchitecture (10 nm, Tiger Lake). */

cpuinfo_uarch_willow_cove = 0x00100302,
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Change constant to 0x0010020D for consistency with sunny_cove predecessor


/** Pentium 4 with Willamette, Northwood, or Foster cores. */
cpuinfo_uarch_willamette = 0x00100300,
Expand Down
5 changes: 5 additions & 0 deletions src/x86/uarch.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -21,6 +21,8 @@ enum cpuinfo_uarch cpuinfo_x86_decode_uarch(
// systems
case 0x04: // Pentium MMX
return cpuinfo_uarch_p5;
case 0x06: // Tiger Lake, Alder Lake, Raptor Lake and Meteor Lake
return cpuinfo_uarch_
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

remove

case 0x09:
return cpuinfo_uarch_quark;
}
Expand Down Expand Up @@ -168,6 +170,9 @@ enum cpuinfo_uarch cpuinfo_x86_decode_uarch(
case 0x7E: // Ice Lake-U
return cpuinfo_uarch_sunny_cove;

case 0x8C: // Tiger U
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

note 8c = 140 is the one that sde -tgl exposes but https://en.wikichip.org/wiki/intel/cpuid confirms 141

case 0x8D: // Tiger H
return cpuinfo_uarch_willow_cove;
/* Low-power cores */
case 0x1C: // Diamondville,
// Silverthorne,
Expand Down
2 changes: 2 additions & 0 deletions tools/cpu-info.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -82,6 +82,8 @@ static const char* uarch_to_string(enum cpuinfo_uarch uarch) {
return "Sunny Cove";
case cpuinfo_uarch_willamette:
return "Willamette";
case cpuinfo_uarch_willow_cove:
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

move up 2 lines because willow cove is the successor to sunny cove (icelake)

return "Willow Cove";
case cpuinfo_uarch_prescott:
return "Prescott";
case cpuinfo_uarch_bonnell:
Expand Down
Loading