-
Notifications
You must be signed in to change notification settings - Fork 62
Pull requests: intel/intel-xpu-backend-for-triton
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
[test-triton.sh] Skip more files when running all benchmarks
#4300
opened May 24, 2025 by
whitneywhtsang
Loading…
[Coalesce]: Enhance the Intel coalescing pass to support while loops.
#4290
opened May 23, 2025 by
etiotto
Loading…
Fix issue in recompiling kernel with double GRF mode.
#4287
opened May 23, 2025 by
chengjunlu
Loading…
Separate TTGPU to LLVM and TritonGEN to LLVM Lowering
#4276
opened May 22, 2025 by
alexbaden
Loading…
Do not use extractvalue if the inserted value is directly reachable
#4212
opened May 15, 2025 by
AndreyPavlenko
•
Draft
Use inline VISA to optimize horizontal batched subgroup reduce
#4171
opened May 12, 2025 by
chengjunlu
•
Draft
[tensor-descriptor]: Extend support when tensor descriptor created in control flow
#4152
opened May 9, 2025 by
etiotto
Loading…
[CI] Initial integrate sglang kernels to triton-test
#3901
opened Apr 11, 2025 by
LiyangLingIntel
Loading…
Add functional test for 2D block lowering of tensor pointers.
#3876
opened Apr 9, 2025 by
chengjunlu
•
Draft
[benchmarks][ci] Initial integration of sglang kernels to benchmarks
dependencies: igc
#3796
opened Mar 31, 2025 by
LiyangLingIntel
Loading…
Previous Next
ProTip!
Exclude everything labeled
bug
with -label:bug.