Skip to content

Add vtr_reg_weekly_no_he that drops the high effort Titan tests and gaussian blur #1118

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Closed
wants to merge 2 commits into from
Closed
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 2 additions & 2 deletions .github/kokoro/continuous/weekly.cfg
Original file line number Diff line number Diff line change
Expand Up @@ -36,10 +36,10 @@ env_vars {

env_vars {
key: "VTR_TEST"
value: "vtr_reg_weekly"
value: "vtr_reg_weekly_no_he"
}

env_vars {
key: "NUM_CORES"
value: "1"
value: "3"
}
4 changes: 2 additions & 2 deletions .github/kokoro/presubmit/weekly.cfg
Original file line number Diff line number Diff line change
Expand Up @@ -36,10 +36,10 @@ env_vars {

env_vars {
key: "VTR_TEST"
value: "vtr_reg_weekly"
value: "vtr_reg_weekly_no_he"
}

env_vars {
key: "NUM_CORES"
value: "1"
value: "3"
}
13 changes: 13 additions & 0 deletions .github/kokoro/steps/vtr-test.sh
Original file line number Diff line number Diff line change
Expand Up @@ -24,5 +24,18 @@ echo $PWD
pwd
pwd -L
pwd -P

(
while :
do
date
uptime
free -h
sleep 300
done
) &
MONITOR=$!

export VPR_NUM_WORKERS=1
./run_reg_test.pl $VTR_TEST -show_failures -j$NUM_CORES
kill $MONITOR
Original file line number Diff line number Diff line change
@@ -0,0 +1,5 @@
regression_tests/vtr_reg_weekly/vtr_reg_titan
regression_tests/vtr_reg_weekly/vtr_reg_qor_chain_predictor_off
regression_tests/vtr_reg_weekly/vtr_reg_fpu_hard_block_arch
regression_tests/vtr_reg_weekly/vtr_reg_fpu_soft_logic_arch
regression_tests/vtr_reg_weekly/vpr_ispd
Original file line number Diff line number Diff line change
@@ -0,0 +1,38 @@
#
############################################
# Configuration file for running experiments
##############################################

# Path to directory of circuits to use
circuits_dir=benchmarks/ispd_blif

# Path to directory of architectures to use
archs_dir=arch/ispd

# Add circuits to list to sweep
circuit_list_add=FPGA-example1.blif
circuit_list_add=FPGA-example2.blif
circuit_list_add=FPGA-example3.blif
circuit_list_add=FPGA-example4.blif
circuit_list_add=clk_design1.blif
circuit_list_add=clk_design2.blif
circuit_list_add=clk_design3.blif
circuit_list_add=clk_design4.blif
circuit_list_add=clk_design5.blif

# Add architectures to list to sweep
arch_list_add=ultrascale_ispd.xml

# Parse info and how to parse
parse_file=vpr_ispd.txt

# How to parse QoR info
qor_parse_file=qor_vpr_ispd.txt

# Pass requirements
pass_requirements_file=pass_requirements_vpr_ispd.txt

#The ISPD architecture is missing a detailed rouing architecture model and
#timing model, so we only do wirelength-driven packing and placement
script_params=-starting_stage vpr --pack --place --timing_analysis off

Original file line number Diff line number Diff line change
@@ -0,0 +1,10 @@
arch circuit script_params vtr_flow_elapsed_time error num_IO num_CLB num_DSP num_BRAM vpr_revision vpr_status hostname rundir max_vpr_mem num_primary_inputs num_primary_outputs num_pre_packed_nets num_pre_packed_blocks num_netlist_clocks num_post_packed_nets num_post_packed_blocks device_width device_height device_grid_tiles device_limiting_resources device_name pack_time placed_wirelength_est place_time placed_CPD_est placed_setup_TNS_est placed_setup_WNS_est routed_wirelength total_nets_routed total_connections_routed total_heap_pushes total_heap_pops logic_block_area_total logic_block_area_used routing_area_total routing_area_per_tile crit_path_route_success_iteration critical_path_delay setup_TNS setup_WNS hold_TNS hold_WNS crit_path_route_time
ultrascale_ispd.xml FPGA-example1.blif common 62.36 72 220 2 2 v8.0.0-rc1-1301-g9c76833f6 success pckevin /project/trees/vtr/vtr_flow/tasks/regression_tests/vtr_reg_weekly/vpr_ispd/run003/ultrascale_ispd.xml/FPGA-example1.blif/common 4696036 51 20 3417 3407 1 3287 296 168 480 80640 -1 ultrascale_ispd 4.61 29531 1.34 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
ultrascale_ispd.xml FPGA-example2.blif common 5665.13 456 39262 200 400 v8.0.0-rc1-1301-g9c76833f6 success pckevin /project/trees/vtr/vtr_flow/tasks/regression_tests/vtr_reg_weekly/vpr_ispd/run003/ultrascale_ispd.xml/FPGA-example2.blif/common 7117412 303 150 545542 542692 1 539559 40318 168 480 80640 -1 ultrascale_ispd 712.51 5830359 4853.87 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
ultrascale_ispd.xml FPGA-example3.blif common 5157.95 606 30856 200 500 v8.0.0-rc1-1301-g9c76833f6 success pckevin /project/trees/vtr/vtr_flow/tasks/regression_tests/vtr_reg_weekly/vpr_ispd/run003/ultrascale_ispd.xml/FPGA-example3.blif/common 6647732 403 200 431203 428403 1 429172 32162 168 480 80640 -1 ultrascale_ispd 539.91 16335580 4528.63 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
ultrascale_ispd.xml FPGA-example4.blif common 5383.65 -1 -1 -1 -1 v8.0.0-rc1-1301-g9c76833f6 exited with return code 1 pckevin /project/trees/vtr/vtr_flow/tasks/regression_tests/vtr_reg_weekly/vpr_ispd/run003/ultrascale_ispd.xml/FPGA-example4.blif/common 5722520 403 200 850587 844787 1 -1 -1 168 480 -1 -1 -1 5368.05 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
ultrascale_ispd.xml clk_design1.blif common 71.03 109 592 2 2 v8.0.0-rc1-1301-g9c76833f6 success pckevin /project/trees/vtr/vtr_flow/tasks/regression_tests/vtr_reg_weekly/vpr_ispd/run003/ultrascale_ispd.xml/clk_design1.blif/common 4720436 57 20 9969 9959 30 9711 705 168 480 80640 -1 ultrascale_ispd 8.47 63424 5.43 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
ultrascale_ispd.xml clk_design2.blif common 387.99 244 5837 10 10 v8.0.0-rc1-1301-g9c76833f6 success pckevin /project/trees/vtr/vtr_flow/tasks/regression_tests/vtr_reg_weekly/vpr_ispd/run003/ultrascale_ispd.xml/clk_design2.blif/common 5114708 137 60 100115 100025 45 97978 6101 168 480 80640 -1 ultrascale_ispd 83.13 924709 241.38 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
ultrascale_ispd.xml clk_design3.blif common 2467.90 374 22993 50 96 v8.0.0-rc1-1301-g9c76833f6 success pckevin /project/trees/vtr/vtr_flow/tasks/regression_tests/vtr_reg_weekly/vpr_ispd/run003/ultrascale_ispd.xml/clk_design3.blif/common 6314720 217 120 400080 399454 35 390926 23513 168 480 80640 -1 ultrascale_ispd 223.80 4772904 2160.57 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
ultrascale_ispd.xml clk_design4.blif common 5289.21 484 39151 150 366 v8.0.0-rc1-1301-g9c76833f6 success pckevin /project/trees/vtr/vtr_flow/tasks/regression_tests/vtr_reg_weekly/vpr_ispd/run003/ultrascale_ispd.xml/clk_design4.blif/common 7472784 292 150 685438 683387 40 669318 40151 168 480 80640 -1 ultrascale_ispd 376.84 8539380 4810.74 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
ultrascale_ispd.xml clk_design5.blif common 8688.37 515 51693 420 885 v8.0.0-rc1-1301-g9c76833f6 success pckevin /project/trees/vtr/vtr_flow/tasks/regression_tests/vtr_reg_weekly/vpr_ispd/run003/ultrascale_ispd.xml/clk_design5.blif/common 8448644 307 150 948147 942073 56 928185 53513 168 480 80640 -1 ultrascale_ispd 545.08 12115275 8024.42 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
Original file line number Diff line number Diff line change
@@ -0,0 +1,35 @@
#
############################################
# Configuration file for running experiments
##############################################

# Path to directory of circuits to use
circuits_dir=benchmarks/fpu/hardlogic

# Path to directory of architectures to use
archs_dir=arch/timing

# Add circuits to list to sweep
circuit_list_add=bfly.v
circuit_list_add=bgm.v
circuit_list_add=dscg.v
circuit_list_add=fir.v
circuit_list_add=mm3.v
circuit_list_add=ode.v
circuit_list_add=syn2.v
circuit_list_add=syn7.v

# Add architectures to list to sweep
arch_list_add=hard_fpu_arch_timing.xml

# Parse info and how to parse
parse_file=vpr_hard_fpu.txt

# Pass requirements
pass_requirements_file=pass_requirements_fixed_chan_width.txt

# How to parse QoR info
qor_parse_file=qor_fixed_chan_width.txt

# Parameters for vtr flow
script_params=--route_chan_width 72 --cluster_seed_type max_inputs -track_memory_usage
Loading