Skip to content
View dudududukim's full-sized avatar
😄
😄
  • Korea Univ. Electrical Engineering
  • Seoul, Korea

Block or report dudududukim

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
dudududukim/README.md

Duhyeon Kim | HW/SW Design Explorer 🚀

Hardware/Software enthusiast passionate about controlling and optimizing systems—at both extremes of the design cycle.


🎯 Interests

  • Hardware Design: CPU/FPGA, System Architecture, Low-level Optimization
  • Software Design: AI Agent, System Architecture, HCI

💡 I love tackling the HW/SW bottleneck—improving slow hardware with smart software, or fixing slow software with better hardware!


⚡️ Skills

  • Languages: Python, C/C++, Verilog, MATLAB
  • ML Frameworks: PyTorch, OpenCV
  • EDA Tools: Vivado, Quartus, Synopsys DC

🏆 GitHub Stats


📫 Contact

Email LinkedIn


🙋‍♂️ About Me

Hi! I'm Duhyeon.
I'm particularly interested in computer systems, and love working on both ends of the hardware-software research cycle—whether that's hardware/computer architecture or creative software design.
I want to become a bridge between hardware and software. I'm still exploring my path, but both areas are fascinating to me, and I'm excited to connect with other full-stack system designers!

Pinned Loading

  1. basic_systolic_array_HDL basic_systolic_array_HDL Public

    Verilog

  2. basic_vec_multiplier basic_vec_multiplier Public

    Verilog

  3. OpenAI_S2S OpenAI_S2S Public

    TypeScript

  4. OpenAI_agent_practice OpenAI_agent_practice Public

    Python

  5. spectrum spectrum Public

    jekyll template for scholars, students, hobbiers

    SCSS 2