Skip to content

SymbiFlow/vtr-verilog-to-routing

Error
Looks like something went wrong!

About

SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research

Topics

Resources

License

Code of conduct

Stars

Watchers

Forks

Packages

No packages published

Languages

  • C++ 80.2%
  • Python 6.1%
  • Verilog 5.4%
  • C 4.1%
  • Shell 0.9%
  • Yacc 0.9%
  • Other 2.4%