Skip to content
View 14sea's full-sized avatar
🤪
🤪
26 followers · 124 following

Block or report 14sea

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Cyclone_CRAM_Mapper Cyclone_CRAM_Mapper Public

    A physical-aware routing codec for Intel Cyclone IV FPGAs.

    Python 5

  2. see_neorv32_run_linux see_neorv32_run_linux Public

    Booting nommu Linux (kernel 6.6.83) on a NEORV32 RV32IMC soft-core FPGA

    C++ 10

  3. zynq-xpart zynq-xpart Public

    Live Xilinx Partial-Reconfiguration (XPART) demo on EBAZ4205 / Zynq-7010 (XC7Z010): DFX module hot-swap + prjxray/ICAP live LUT-INIT surgery, PS-hosted with a NEORV32 soft-core RoT. Continuation of…

    C 2

  4. zynq-agentctl zynq-agentctl Public

    Agent (Claude) controlling live FPGA fabric state on EBAZ4205 (Zynq-7010): runtime LUT-INIT edit via Linux /dev/mem HWICAP ICAP, no reset, as a perceive-decide-act-verify loop

    Python

  5. neorv32_rot neorv32_rot Public

    Hardware Root of Trust PoC on NEORV32 — SHA-256 Wishbone peripheral + bitstream-anchored measured boot (Phase A CRTM). Fork of see_neorv32_run_linux.

    C++

  6. rot_tpu_handoff rot_tpu_handoff Public

    Cross-repo orchestrator + patches + silicon captures for CRTM closed-loop bring-up on AX301 (Cyclone IV E). Plan B asmiblock SPI master + ALTREMOTE_UPDATE direct-primitive. 35 patches, Phase 3+8 si…

    Python