Skip to content

Commit ef0bf60

Browse files
loglav03loglav03
committed
Updating golden results for parmys basic tests
1 parent caba2ce commit ef0bf60

File tree

11 files changed

+53
-53
lines changed

11 files changed

+53
-53
lines changed

‎parmys/regression_test/benchmark/task/freecores/synthesis_result.json

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -483,7 +483,7 @@
483483
"Average Path": 3,
484484
"Estimated LUTs": 4777,
485485
"Total Node": 1957,
486-
"Wires": 5594,
486+
"Wires": 5592,
487487
"Wire Bits": 10106,
488488
"Public Wires": 240,
489489
"Public Wire Bits": 240,

‎parmys/regression_test/benchmark/task/keywords/and/synthesis_result.json

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -95,21 +95,21 @@
9595
"test_name": "and/replicate_and_int_wide/no_arch",
9696
"exit": 1,
9797
"errors": [
98-
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2754."
98+
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2746."
9999
]
100100
},
101101
"and/replicate_and_ultra_wide/no_arch": {
102102
"test_name": "and/replicate_and_ultra_wide/no_arch",
103103
"exit": 1,
104104
"errors": [
105-
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2754."
105+
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2746."
106106
]
107107
},
108108
"and/replicate_and_wide/no_arch": {
109109
"test_name": "and/replicate_and_wide/no_arch",
110110
"exit": 1,
111111
"errors": [
112-
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2754."
112+
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2746."
113113
]
114114
},
115115
"DEFAULT": {

‎parmys/regression_test/benchmark/task/keywords/nand/synthesis_result.json

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -94,21 +94,21 @@
9494
"test_name": "nand/replicate_nand_int_wide/no_arch",
9595
"exit": 1,
9696
"errors": [
97-
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2754."
97+
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2746."
9898
]
9999
},
100100
"nand/replicate_nand_ultra_wide/no_arch": {
101101
"test_name": "nand/replicate_nand_ultra_wide/no_arch",
102102
"exit": 1,
103103
"errors": [
104-
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2754."
104+
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2746."
105105
]
106106
},
107107
"nand/replicate_nand_wide/no_arch": {
108108
"test_name": "nand/replicate_nand_wide/no_arch",
109109
"exit": 1,
110110
"errors": [
111-
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2754."
111+
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2746."
112112
]
113113
},
114114
"DEFAULT": {

‎parmys/regression_test/benchmark/task/keywords/nor/synthesis_result.json

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -100,21 +100,21 @@
100100
"test_name": "nor/replicate_nor_int_wide/no_arch",
101101
"exit": 1,
102102
"errors": [
103-
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2754."
103+
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2746."
104104
]
105105
},
106106
"nor/replicate_nor_ultra_wide/no_arch": {
107107
"test_name": "nor/replicate_nor_ultra_wide/no_arch",
108108
"exit": 1,
109109
"errors": [
110-
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2754."
110+
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2746."
111111
]
112112
},
113113
"nor/replicate_nor_wide/no_arch": {
114114
"test_name": "nor/replicate_nor_wide/no_arch",
115115
"exit": 1,
116116
"errors": [
117-
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2754."
117+
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2746."
118118
]
119119
},
120120
"DEFAULT": {

‎parmys/regression_test/benchmark/task/keywords/or/synthesis_result.json

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -95,21 +95,21 @@
9595
"test_name": "or/replicate_or_int_wide/no_arch",
9696
"exit": 1,
9797
"errors": [
98-
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2754."
98+
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2746."
9999
]
100100
},
101101
"or/replicate_or_ultra_wide/no_arch": {
102102
"test_name": "or/replicate_or_ultra_wide/no_arch",
103103
"exit": 1,
104104
"errors": [
105-
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2754."
105+
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2746."
106106
]
107107
},
108108
"or/replicate_or_wide/no_arch": {
109109
"test_name": "or/replicate_or_wide/no_arch",
110110
"exit": 1,
111111
"errors": [
112-
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2754."
112+
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2746."
113113
]
114114
},
115115
"DEFAULT": {

‎parmys/regression_test/benchmark/task/keywords/xnor/synthesis_result.json

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -54,21 +54,21 @@
5454
"test_name": "xnor/replicate_xnor_int_wide/no_arch",
5555
"exit": 1,
5656
"errors": [
57-
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2754."
57+
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2746."
5858
]
5959
},
6060
"xnor/replicate_xnor_ultra_wide/no_arch": {
6161
"test_name": "xnor/replicate_xnor_ultra_wide/no_arch",
6262
"exit": 1,
6363
"errors": [
64-
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2754."
64+
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2746."
6565
]
6666
},
6767
"xnor/replicate_xnor_wide/no_arch": {
6868
"test_name": "xnor/replicate_xnor_wide/no_arch",
6969
"exit": 1,
7070
"errors": [
71-
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2754."
71+
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2746."
7272
]
7373
},
7474
"xnor/xnor_indexed_port/no_arch": {

‎parmys/regression_test/benchmark/task/keywords/xor/synthesis_result.json

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -51,21 +51,21 @@
5151
"test_name": "xor/replicate_xor_int_wide/no_arch",
5252
"exit": 1,
5353
"errors": [
54-
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2754."
54+
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2746."
5555
]
5656
},
5757
"xor/replicate_xor_ultra_wide/no_arch": {
5858
"test_name": "xor/replicate_xor_ultra_wide/no_arch",
5959
"exit": 1,
6060
"errors": [
61-
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2754."
61+
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2746."
6262
]
6363
},
6464
"xor/replicate_xor_wide/no_arch": {
6565
"test_name": "xor/replicate_xor_wide/no_arch",
6666
"exit": 1,
6767
"errors": [
68-
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2754."
68+
"Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2746."
6969
]
7070
},
7171
"xor/xor_indexed_port/no_arch": {

‎parmys/regression_test/benchmark/task/koios/koios_medium_no_hb/synthesis_result.json

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -464,7 +464,7 @@
464464
"Estimated LUTs": 22752,
465465
"Total Node": 5094,
466466
"Wires": 24045,
467-
"Wire Bits": 37311,
467+
"Wire Bits": 37590,
468468
"Public Wires": 5228,
469469
"Public Wire Bits": 5228,
470470
"Total Cells": 24019,

‎parmys/regression_test/benchmark/task/syntax/synthesis_result.json

Lines changed: 8 additions & 8 deletions
Original file line numberDiff line numberDiff line change
@@ -2924,8 +2924,8 @@
29242924
"Average Path": 4,
29252925
"Estimated LUTs": 101,
29262926
"Total Node": 67,
2927-
"Wires": 213,
2928-
"Wire Bits": 269,
2927+
"Wires": 212,
2928+
"Wire Bits": 268,
29292929
"Public Wires": 177,
29302930
"Public Wire Bits": 177,
29312931
"Total Cells": 145,
@@ -2964,8 +2964,8 @@
29642964
"Average Path": 5,
29652965
"Estimated LUTs": 25938,
29662966
"Total Node": 34130,
2967-
"Wires": 76078,
2968-
"Wire Bits": 84564,
2967+
"Wires": 76077,
2968+
"Wire Bits": 84563,
29692969
"Public Wires": 75169,
29702970
"Public Wire Bits": 75169,
29712971
"Total Cells": 59068,
@@ -4048,8 +4048,8 @@
40484048
"Average Path": 4,
40494049
"Estimated LUTs": 101,
40504050
"Total Node": 33,
4051-
"Wires": 104,
4052-
"Wire Bits": 169,
4051+
"Wires": 103,
4052+
"Wire Bits": 168,
40534053
"Public Wires": 71,
40544054
"Public Wire Bits": 71,
40554055
"Total Cells": 111,
@@ -4086,8 +4086,8 @@
40864086
"Average Path": 4,
40874087
"Estimated LUTs": 33,
40884088
"Total Node": 33,
4089-
"Wires": 104,
4090-
"Wire Bits": 169,
4089+
"Wires": 103,
4090+
"Wire Bits": 168,
40914091
"Public Wires": 71,
40924092
"Public Wire Bits": 71,
40934093
"Total Cells": 111,

‎parmys/regression_test/benchmark/task/ultraembedded/synthesis_result.json

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -318,7 +318,7 @@
318318
"Average Path": 2,
319319
"Estimated LUTs": 2852,
320320
"Total Node": 1381,
321-
"Wires": 3620,
321+
"Wires": 3619,
322322
"Wire Bits": 5288,
323323
"Public Wires": 119,
324324
"Public Wire Bits": 119,

0 commit comments

Comments
 (0)