Skip to content

Commit 9686030

Browse files
committed
Odin: generate expectation
1 parent 256afea commit 9686030

File tree

2 files changed

+69
-9
lines changed

2 files changed

+69
-9
lines changed

ODIN_II/regression_test/benchmark/task/keywords/always/simulation_result.json

Lines changed: 54 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -67,6 +67,60 @@
6767
"OUTPUT_BLIF Vector 31 mismatch:"
6868
]
6969
},
70+
"always/always_asterisk_event/no_arch": {
71+
"test_name": "always/always_asterisk_event/no_arch",
72+
"blif": "always_asterisk_event.blif",
73+
"warnings": [
74+
"OUTPUT_BLIF Vector 0 equivalent but output vector has bits set when expecting don't care :"
75+
],
76+
"max_rss(MiB)": 30,
77+
"exec_time(ms)": 3.4,
78+
"simulation_time(ms)": 0.8,
79+
"test_coverage(%)": 100,
80+
"Pi": 2,
81+
"Po": 2,
82+
"logic element": 2,
83+
"Longest Path": 3,
84+
"Average Path": 3,
85+
"Estimated LUTs": 2,
86+
"Total Node": 2
87+
},
88+
"always/always_lone_asterisk/no_arch": {
89+
"test_name": "always/always_lone_asterisk/no_arch",
90+
"blif": "always_lone_asterisk.blif",
91+
"warnings": [
92+
"OUTPUT_BLIF Vector 0 equivalent but output vector has bits set when expecting don't care :"
93+
],
94+
"max_rss(MiB)": 29.8,
95+
"exec_time(ms)": 3.5,
96+
"simulation_time(ms)": 0.8,
97+
"test_coverage(%)": 100,
98+
"Pi": 2,
99+
"Po": 2,
100+
"logic element": 2,
101+
"Longest Path": 3,
102+
"Average Path": 3,
103+
"Estimated LUTs": 2,
104+
"Total Node": 2
105+
},
106+
"always/always_or_event/no_arch": {
107+
"test_name": "always/always_or_event/no_arch",
108+
"blif": "always_or_event.blif",
109+
"exit": 134,
110+
"errors": [
111+
"OUTPUT_BLIF Vector files differ."
112+
],
113+
"warnings": [
114+
"OUTPUT_BLIF Vector 0 equivalent but output vector has bits set when expecting don't care :",
115+
"OUTPUT_BLIF Vector 1 equivalent but output vector has bits set when expecting don't care :",
116+
"OUTPUT_BLIF Vector 2 equivalent but output vector has bits set when expecting don't care :",
117+
"OUTPUT_BLIF Vector 3 equivalent but output vector has bits set when expecting don't care :",
118+
"OUTPUT_BLIF Vector 34 mismatch:",
119+
"OUTPUT_BLIF Vector 35 mismatch:",
120+
"OUTPUT_BLIF Vector 38 mismatch:",
121+
"OUTPUT_BLIF Vector 39 mismatch:"
122+
]
123+
},
70124
"DEFAULT": {
71125
"test_name": "n/a",
72126
"architecture": "n/a",

ODIN_II/regression_test/benchmark/task/keywords/always/synthesis_result.json

Lines changed: 15 additions & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -2,29 +2,35 @@
22
"always/always_asterisk_event/no_arch": {
33
"test_name": "always/always_asterisk_event/no_arch",
44
"verilog": "always_asterisk_event.v",
5-
"exit": 1,
6-
"leaks": 2,
75
"max_rss(MiB)": 11.1,
86
"exec_time(ms)": 2.9,
9-
"synthesis_time(ms)": 1.3
7+
"synthesis_time(ms)": 1.3,
8+
"Pi": 2,
9+
"Po": 2,
10+
"Longest Path": 2,
11+
"Average Path": 2
1012
},
1113
"always/always_lone_asterisk/no_arch": {
1214
"test_name": "always/always_lone_asterisk/no_arch",
1315
"verilog": "always_lone_asterisk.v",
14-
"exit": 1,
15-
"leaks": 2,
1616
"max_rss(MiB)": 11.4,
1717
"exec_time(ms)": 3,
18-
"synthesis_time(ms)": 1.2
18+
"synthesis_time(ms)": 1.2,
19+
"Pi": 2,
20+
"Po": 2,
21+
"Longest Path": 2,
22+
"Average Path": 2
1923
},
2024
"always/always_or_event/no_arch": {
2125
"test_name": "always/always_or_event/no_arch",
2226
"verilog": "always_or_event.v",
23-
"exit": 1,
24-
"leaks": 2,
2527
"max_rss(MiB)": 11.3,
2628
"exec_time(ms)": 3.1,
27-
"synthesis_time(ms)": 1.4
29+
"synthesis_time(ms)": 1.4,
30+
"Pi": 2,
31+
"Po": 2,
32+
"Longest Path": 2,
33+
"Average Path": 2
2834
},
2935
"always/case_default/no_arch": {
3036
"test_name": "always/case_default/no_arch",

0 commit comments

Comments
 (0)