Skip to content

Commit 78efe0d

Browse files
tclin914tclin914
committed
[Auto-gen] Update tests under ../auto-generated. (make git-commit-autogen-test)
1 parent fc021ad commit 78efe0d

File tree

457 files changed

+457
-914
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

457 files changed

+457
-914
lines changed

‎auto-generated/llvm-api-tests/vcpop.c‎

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,5 @@
11
// REQUIRES: riscv-registered-target
2-
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
3-
// RUN: -target-feature +experimental-zvfh -disable-O0-optnone \
2+
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -disable-O0-optnone \
43
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
54
// RUN: FileCheck --check-prefix=CHECK-RV64 %s
65

‎auto-generated/llvm-api-tests/vfabs.c‎

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,5 @@
11
// REQUIRES: riscv-registered-target
2-
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
3-
// RUN: -target-feature +experimental-zvfh -disable-O0-optnone \
2+
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -disable-O0-optnone \
43
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
54
// RUN: FileCheck --check-prefix=CHECK-RV64 %s
65

‎auto-generated/llvm-api-tests/vfadd.c‎

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,5 @@
11
// REQUIRES: riscv-registered-target
2-
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
3-
// RUN: -target-feature +experimental-zvfh -disable-O0-optnone \
2+
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -disable-O0-optnone \
43
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
54
// RUN: FileCheck --check-prefix=CHECK-RV64 %s
65

‎auto-generated/llvm-api-tests/vfclass.c‎

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,5 @@
11
// REQUIRES: riscv-registered-target
2-
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
3-
// RUN: -target-feature +experimental-zvfh -disable-O0-optnone \
2+
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -disable-O0-optnone \
43
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
54
// RUN: FileCheck --check-prefix=CHECK-RV64 %s
65

‎auto-generated/llvm-api-tests/vfcvt.c‎

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,5 @@
11
// REQUIRES: riscv-registered-target
2-
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
3-
// RUN: -target-feature +experimental-zvfh -disable-O0-optnone \
2+
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -disable-O0-optnone \
43
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
54
// RUN: FileCheck --check-prefix=CHECK-RV64 %s
65

‎auto-generated/llvm-api-tests/vfcvt_rtz.c‎

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,5 @@
11
// REQUIRES: riscv-registered-target
2-
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
3-
// RUN: -target-feature +experimental-zvfh -disable-O0-optnone \
2+
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -disable-O0-optnone \
43
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
54
// RUN: FileCheck --check-prefix=CHECK-RV64 %s
65

‎auto-generated/llvm-api-tests/vfdiv.c‎

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,5 @@
11
// REQUIRES: riscv-registered-target
2-
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
3-
// RUN: -target-feature +experimental-zvfh -disable-O0-optnone \
2+
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -disable-O0-optnone \
43
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
54
// RUN: FileCheck --check-prefix=CHECK-RV64 %s
65

‎auto-generated/llvm-api-tests/vfmacc.c‎

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,5 @@
11
// REQUIRES: riscv-registered-target
2-
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
3-
// RUN: -target-feature +experimental-zvfh -disable-O0-optnone \
2+
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -disable-O0-optnone \
43
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
54
// RUN: FileCheck --check-prefix=CHECK-RV64 %s
65

‎auto-generated/llvm-api-tests/vfmadd.c‎

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,5 @@
11
// REQUIRES: riscv-registered-target
2-
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
3-
// RUN: -target-feature +experimental-zvfh -disable-O0-optnone \
2+
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -disable-O0-optnone \
43
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
54
// RUN: FileCheck --check-prefix=CHECK-RV64 %s
65

‎auto-generated/llvm-api-tests/vfmax.c‎

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,5 @@
11
// REQUIRES: riscv-registered-target
2-
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
3-
// RUN: -target-feature +experimental-zvfh -disable-O0-optnone \
2+
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -disable-O0-optnone \
43
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
54
// RUN: FileCheck --check-prefix=CHECK-RV64 %s
65

0 commit comments

Comments
 (0)