1 file changed
+1
-1
lines changed- .gitignore+2-7
- CHANGELOG.md+4
- README.md+7-9
- docs/attrs.adoc+1-1
- docs/datasheet/soc.adoc+3-6
- docs/datasheet/soc_cfs.adoc+15-34
- docs/datasheet/soc_dcache.adoc+9-3
- docs/datasheet/soc_icache.adoc+9-3
- docs/datasheet/soc_onewire.adoc+1-1
- docs/datasheet/soc_xbus.adoc+11-4
- rtl/core/neorv32_boot_rom.vhd+4-2
- rtl/core/neorv32_bus.vhd+16-18
- rtl/core/neorv32_cache.vhd+1-1
- rtl/core/neorv32_cfs.vhd+16-59
- rtl/core/neorv32_clint.vhd+11-11
- rtl/core/neorv32_cpu_cp_bitmanip.vhd+4-1
- rtl/core/neorv32_cpu_frontend.vhd+1-1
- rtl/core/neorv32_dma.vhd+5-1
- rtl/core/neorv32_dmem.vhd+22-55
- rtl/core/neorv32_gpio.vhd+7-11
- rtl/core/neorv32_imem.vhd+28-78
- rtl/core/neorv32_package.vhd+3-40
- rtl/core/neorv32_sysinfo.vhd+35-35
- rtl/core/neorv32_top.vhd+115-126
- rtl/system_integration/neorv32_litex_core_complex.vhd+17-18
- rtl/system_integration/neorv32_vivado_ip.tcl+1-4
- rtl/system_integration/neorv32_vivado_ip.vhd+3-9
- sim/neorv32_tb.vhd-3
- sw/example/demo_crc/main.c-58
- sw/svd/neorv32.svd+12-3
0 commit comments