Skip to content

Commit 9776a25

Browse files
Merge pull request #6 from FortifyIQ/flex_deprecations
Update CMake
2 parents 21a09a9 + e405f77 commit 9776a25

File tree

1 file changed

+1
-3
lines changed

1 file changed

+1
-3
lines changed

CMakeLists.txt

Lines changed: 1 addition & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -12,6 +12,7 @@ set(CMAKE_CXX_FLAGS "${CMAKE_CXX_FLAGS} -Wall -O2")
1212

1313
# add the binary tree to the search path for include files
1414
include_directories(${PROJECT_SOURCE_DIR})
15+
include_directories(${CMAKE_CURRENT_BINARY_DIR})
1516
include_directories(parser-verilog)
1617

1718

@@ -44,15 +45,13 @@ add_executable(sample_parser
4445
${FLEX_verilog_lexer_OUTPUTS}
4546
${BISON_verilog_parser_OUTPUTS}
4647
)
47-
target_link_libraries(sample_parser stdc++fs)
4848

4949
# A drop-in replacement OpenTimer Verilog parser
5050
add_executable(ot_parser
5151
${PROJECT_SOURCE_DIR}/example/ot_parser.cpp
5252
${FLEX_verilog_lexer_OUTPUTS}
5353
${BISON_verilog_parser_OUTPUTS}
5454
)
55-
target_link_libraries(ot_parser stdc++fs)
5655

5756

5857

@@ -68,6 +67,5 @@ set(VP_UTEST_DIR ${PROJECT_SOURCE_DIR}/unittest)
6867
set(CMAKE_RUNTIME_OUTPUT_DIRECTORY ${VP_UTEST_DIR})
6968

7069
add_executable(regression unittest/regression.cpp ${FLEX_verilog_lexer_OUTPUTS} ${BISON_verilog_parser_OUTPUTS})
71-
target_link_libraries(regression stdc++fs)
7270
add_test(regression ${VP_UTEST_DIR}/regression)
7371

0 commit comments

Comments
 (0)