Skip to content

Allow __vhdl__ literal to have autopipeline IO regs added #273

@JulianKemmerer

Description

@JulianKemmerer

Currently not allowed to add extra IO pipeline regs around a blob of VHDL from user...

Metadata

Metadata

Assignees

No one assigned

    Labels

    enhancementNew feature or request

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions