@@ -411,7 +411,6 @@ void RISCVDAGToDAGISel::Select(SDNode *Node) {
411
411
}
412
412
ReplaceNode (Node, selectImm (CurDAG, DL, ConstNode->getSExtValue (), XLenVT));
413
413
return ;
414
- break ;
415
414
}
416
415
case ISD::FrameIndex: {
417
416
SDValue Imm = CurDAG->getTargetConstant (0 , DL, XLenVT);
@@ -925,11 +924,13 @@ void RISCVDAGToDAGISel::Select(SDNode *Node) {
925
924
SDValue RC = CurDAG->getTargetConstant (InRegClassID, DL, XLenVT);
926
925
SDNode *NewNode = CurDAG->getMachineNode (TargetOpcode::COPY_TO_REGCLASS,
927
926
DL, VT, SubV, RC);
928
- return ReplaceNode (Node, NewNode);
927
+ ReplaceNode (Node, NewNode);
928
+ return ;
929
929
}
930
930
931
931
SDValue Insert = CurDAG->getTargetInsertSubreg (SubRegIdx, DL, VT, V, SubV);
932
- return ReplaceNode (Node, Insert.getNode ());
932
+ ReplaceNode (Node, Insert.getNode ());
933
+ return ;
933
934
}
934
935
case ISD::EXTRACT_SUBVECTOR: {
935
936
SDValue V = Node->getOperand (0 );
@@ -968,11 +969,13 @@ void RISCVDAGToDAGISel::Select(SDNode *Node) {
968
969
SDValue RC = CurDAG->getTargetConstant (InRegClassID, DL, XLenVT);
969
970
SDNode *NewNode =
970
971
CurDAG->getMachineNode (TargetOpcode::COPY_TO_REGCLASS, DL, VT, V, RC);
971
- return ReplaceNode (Node, NewNode);
972
+ ReplaceNode (Node, NewNode);
973
+ return ;
972
974
}
973
975
974
976
SDValue Extract = CurDAG->getTargetExtractSubreg (SubRegIdx, DL, VT, V);
975
- return ReplaceNode (Node, Extract.getNode ());
977
+ ReplaceNode (Node, Extract.getNode ());
978
+ return ;
976
979
}
977
980
}
978
981
0 commit comments